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ABSTRACT 
A 64 to 1 monolithic multiplexer for video signal switching 
applications was designed. The performance analysis and the testing 
of the first devices fabricated and packaged show close agreement in 
on channel resistance and on channel bandwi dth. Other requirements, 
such as off channel isolation and output signal distortion, have 
poorer agreement in the calculated values versus the measured data. 
Arguments for these differences are presented. 
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Although monolithic analog CMOS multiplexers have been commercially 
available for nearly a decade, with several manufacturers offering single 
output multiplexers with as many as 16 analog inpu ts, the on channel 
through path bandwidth and the off channel isolation of the best of these 
circuits is no better than 5 MHz and 55 dB at an input signal frequency 
of 5 MHz respectively. More recently monolithic circuits have been built 
for video signal switching, but the number of signals handled by these 
circuits is no more than 4. This research report investigates the 
trade-off studies and the design problems encountered in development of 
a monolithic multiplexer for video signals that has a single output and 
64 inputs. 
This paper starts with a statement of the input signal character-
istics and the requirements of the mu lti plexer. A trade-off study 
section includes some of the decisions made in finding the process in 
which to implement this monolithic circuit. The design of the circuit 
is outlined in the configuration section, and while an ordered des-
cription of the design effort is presented, a complete delineation of 
the design task is not included . The circuit analysis for three 
impo rtant mu ltip lexer characteristics: on mode bandwidth, off mode 
isolation, and output signal distortion, are presented in the perform-
ance prediction portion. The available measured data on fabricated 
parts and an explanation of discrepancy between the calculated per-
formance and measured results are presented in the last section. 
The characteristics of the input signals to be switched by this 
circuit are common to video analog signals. The range of signal level 
is from no more than 1 .0 volt RMS down to a minimum of 0.5 millivolts 
RMS. This provides an input signal range of more than 60 dB. The 
frequency range of the input signals is from DC to 6 MHz. Video 
systems are usually 75 ohm or 50 ohm systems; for this application, 
however, local amplification at the input to the multiplexer i s 
required. This places the input source impedance at less than 1.0 
ohm. 
The applications most often employing multiplexers are data 
acquisition systems. For these applications the bandwidth and channel 
switching times contribute to the all-important settling time that 
establishes the maximum sampling rate. The application that spawned 
the need for this circuit, however, places a far greater importance 
on signal through channel bandwidth than the switching time to take 
the channel from the off mode to the on mode. The bandwidth must 
obviously be higher than the 6 MHz signal bandwidth handled by the 
multiplexer (usually band flatness of less than 1 dB are required), 
but the switching times need be no more than 1.0 microsecond. The 
off mode input to output isola t ion into just a few picofarads of output 
load must be greater than 60 dB which is required for the system 
throughout the input signal frequency range of DC to 6 ~Hz. The 
isolation requirement for the multiplexer was set at 20 dB beyond the 
minimum isola tion requirement for the system, or a level of 80 dB. 
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The distortion produced by the circuit must be 53 dB below 
the fundamental component of the input s i gnal. This is not the total 
harmonic distortion requirement, but is the maximum ratio of any on 
harmonic component to the fundamental. 
A 6 bit digital word plus an enable controls which channel of 
the 64 channels is to be in the on mode. These are CMOS digital 
signals and require the digital control input of the multiplexer to 
provide a CMOS compatible interface. The maximum power dissipation 
allowable for the entire circuit is 200 milliwatts. 
An important consideration of any des ign is the temperature of 
operation or range of temperatures over which operation is expected. 
Although the design effort contains several worst case producing 
conditions, this paper considers only si gnal and power supply voltage 
variations at room temperature conditions. 
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CHAPTER 2 
TECHNOLOGY TRADE STUDY 
A simple video switching system can be comprised of t hree major 
components: distribution amplifiers, multiplexer, and outpu t amp l ifiers . 
For a system to maintain an input to output gain flatness of ±0. 5 dB 
over the band from DC to 6 MHz, it is easy to show that the entire 
flatness budget is consumed by these three components if each component 
has a bandwidth limiting single pole at 30 MHz. Thus it mus t be a 
requirement for the multiplexer to have a signal through path bandwi dth 
of at least 30 MHz. 
Several CMOS technologies must be discarded, for this wide 
bandwidth requirement cannot be obtained by the older, more ma t ure 
metal gate technologies. The large gate-to-source and gate-to -dra in 
parasitic capacitances common to the metal gate processes have bee n 
greatly reduced by the newer self-aligned silicon gate t ec hnology. Only 
CMOS technologies are considered to obtain the ad vantages of l ow power 
drain, simple process, and the convenience of en ha ncement mode devices 
in the design of the circuit. Only two technol og i es need be considered 
seriously; one is silicon gate on bulk silicon (or more simp l y "bulk"), 
and the other is also a silicon gate process, bu t t his uses silicon on 
sapphire (or more si mply SOS). The t ra de-off of bu l k versus SOS 
usually centers around the extra cost of SOS ve rsus the lower speed 
performance of bulk. Thus the choice would be to use bulk if the 
slower speed can meet the bandwidth requirements. 
The advantage of bulk, other than lower cost, is the higher 
carrier mobilities, typically 20% higher than that of SOS. This leads 
to a lower on resistance for bulk. The same transistor width to 
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length ratio would produce a bulk device that has only 80% of the on 
resistance of a SOS device, since the on resistance is inversely 
proportional to the carrier mobility. Since the bandwidth is determined 
by the on resistance of the switch and the capacitance that must be 
charged and discharged through this on resistance, it would appear 
that bulk has a speed advantage. If the total capacitance were 
dominated by the external load capacitance, then bulk would have the 
higher bandwidth. This, however, is not the case. 
The advantages of SOS are the lower capacitances encountered in 
two areas. In the field area of the circuit that has no transistors, 
only interconnect or wiring, the SOS process allows the interconnecting 
lines to be placed over a thick insulator, the sapphire. This gives 
SOS lower wiring capacitance than bulk for a digital circuit, but this 
has only a second-order effect at best for this comparison. The more 
significant region where the capacitance is less in SOS i s in the p-n 
junction capacitances, the drain-to-body and source-to-body capacitances 
of the transistors. For SOS the junction capacitance is much smaller 
than bulk because the area of the junction is determined by the 
silicon film thickness and the width of the channel of the transistor. 
For bulk devices the area of the junction is the produc t of the width 
of the channel and the width of the source or drain, which is roughly 
20 times the thickness of the silicon film. In comparing bulk and SOS 
for the on state of the transistor switch, the junction capacitance for 
bulk is even more significant in that the areas of the source, drain, 
and channel sum to form the on state junction capacitance. For SOS 
the junction capacitance during the on state is negligible due to the 
floating body of the SOS transistors. Circuit configurations have been 
devised for bulk that allow the bodies of the multiplexer transistor 
switches to be switched to a higher impedance for the on state, an 
attempt to float the body. This reduces the capacitance but does not 
eliminate it, and these circuit configurations are far more complex 
than SOS switch configurations. 
The zero bias junction capacitance per area for N channel sources 
and drains in a P well bulk process is typically 0.2 pf per square mil. 
As will be shown, the channel width for the transistor switch is 75 
mils, while the width of the source and drain can be held to 0.4 mils. 
This results in a capacitance of 6 pf for both source and drain, or 
an on state capacitance of more than 12 pf_ This is about 4 times 
the capacitance of the gate oxide for 5 µm channel lengths (about 0.2 
mil). The oxide capacitance is typically 0.21 pf per square mil for 
oxide thickness of 1050 ~, and for a 75 mil by 0.2 mil channel the on 
gate capacitance is 3.15 pf. For the multiplexer switch it is the 
junction and gate oxide capacitances that are dominant; thus a bulk 
process would yield a bandwidth of no more than one third of the 
bandwidth of SOS. 
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With a simpler configu rat ion resulting from the floating body 
and a bandwidth of more than 3 times that of bulk, SOS was the 
choice between the two processing technologies. Table l shows the 
electrical and process paramete rs for SOS. These parameters were used 
in the design of the multiplexer. 
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Processing the silicon on sapphire wafers was done with a set of 
seven masks. The silicon film was etched into individual islands before 
the islands were selectively implanted to determine the background 
concentrations for the two types of transisto rs . Boron ions were used 
for the N channel transistor regions and phosphoro us ions were implanted 
into the P channel device areas. A thin oxide was then thermally 
grown over the islands to form the insulating gate oxide. Then the 
entire circuit was covered with a heavily N+ doped polysilicon coating. 
The polysilicon pattern mask was used next to define both the polysilicon 
interconnects and the gate electrodes for all of the transistors. The 
P+ sources a-nd drains of the P channel trans istors were formed by a 
boron ion implant, while the N+ regions for the N channel transistors 
were made with an additional phosphorus i mplant. A thick doped glass 
used for insulating was deposited followed by the etching of the oxid e 
using the contact mask. This was followed by a deposition of aluminum 
and the etch of the metal into the metal interconnect pattern. The 
final wafer process step was to cover the circuit with a passivation 
coating except in the openings of the bonding pads. 
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Tab 1 e l 
Electrical Parame ters of the CMOS/SOS Process 
Parameter Min Ty pi ca 1 Max Units 
T si Silicon Film Thickness 4000 5000 6000 ~ 
t Gate Oxide Thickness 950 1050 1150 ~ ox 
vtn Threshold Voltage, N 0.4 l. 0 1. 5 volts 
vtp Threshold Voltage, p -0.3 - l.O - l. 5 volts 




p 2.7 3 . 3 4.5 iia /v2 
l dn Lateral Diffusion, N 0.03 0.04 0.05 mil 
.edp Lateral Diffusion, p 0.02 0.03 0.04 mi 1 
R Sheet Resistivity, Metal 0.4 0.6 ohm/sq. m 
R 
p 
Sheet Resistivity, Poly 20 32 ohm/sq. 
Rn+ Sheet Res i s ti v i ty , N+ film 40 70 ohm/sq. 
Rp+ Sheet Resistivity, P+ fil m 70 100 ohm/sq. 
c 
OX 
Oxide Capacitances, Gate 0. 19 0.21 0.235 pf/sq.mil 
cf Oxide Capacitances, Metal-Poly 0.027 0.033 0.043 pf/sq.mil 
cf Oxide Capacitances, Metal-film 0.027 0.033 0.043 pf /sq.mil 
cdn Film Junction Cap. , N+ film 0. 12 0. 15 pf/sq.mil 
cdp Film Junction Cap. , P+ film 0.05 0. l pf/sq.mil 
After the wafer fabrication was completed, the wafers were tested 
then sawed and separated into individual chips. The chips that both 
passed the wafer probe test and were not damaged during separation 
were packaged in 84 pin leadless chip carriers. 
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CHAPTER 3 
CI RCUIT CONFIGURATION 
Having chosen silicon on sapphire as the technology to design the 
multiplexer, the task proceeded to the configuration and design analysis 
phases. The basic video tee switch is shown in Figure l and was the 
starting point of the circuit configuration. 
Sl 52 
Input __ , ......,__Output 
1 1 
Input__I"1 ___ _... 
r I-
a) b) 
Figure l. Basic Video Tee Swi tch 
For video switches it is a necessity to block any parasitic path 
around the switc h in its off state. The tee switch accomplishes this 
with the switch S3 that is open and closed on opposite phase as the 
through path switches Sl and 52. Although this configuration has 
two series transistors in the signal path that contribute to on mode 
path resistance, the attenuation of the input signal in the off state 
provided by the off Sl and on 53 divider is a necessity at the higher 
frequency end of the input s i gnal band. Thi s can be thought of as a 
method of increasing the off mode input to output impedance of a 
single switch by the inverse of the attenuation in the Sl off and S3 
on divider. 
ll 
In Figure lb) the switches are shown implemen ted with N channel 
field effect transistors . These FETs are enhancement mode transistors. 
Only N channel devices are needed since the input signal level i s less 
than 1.0 volt RMS. For enhancement mode transistors, on resistance is 
a function of signal level. Such a dependence on the signal can cause 
a loss in signal quality through distortion. The on resistance fluctu-
ation can be minimized by using a P channel device in parallel with the 
N channel transistor. This, however, is not practical when trying to 
achieve maximum bandwidth because the carrier rnobil ity of the P channel 
is only half that of N channel. To make a switch with equal on 
resistances for the P channel and N channel, the gate oxide capacitance 
would be 50% larger for the same on resistance of the single N channel 
switch. Having parallel N and P devices would also require multiple 
drivers of opposite phase for the N channel and P channel switches. 
The outputs of 64 of the tee switches could be connected together 
to form the 64 to 1 multiplexer. This configuration, however, is 
limited by the off state capacitance of the 63 off transistors, which 
has a significant impact on the bandwidth. A configuration that 
reduces the number of off transistors that must be driven by the 
signal path is one that uses a second level of multiplexing or tiering. 
Eight different 8 to l mu l tipl exers can be combined with a second 
level 8 to 1 mult iplexer in order to complete the 64 to 1 ~ultiplexer 
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configuration. This increases the signal path transistors from 2 to 
3 but decreases the number of off transistors that must be driven by the 
path from 63 to 14. The switches in the second tier of multiplexing 
are called the sequencers; the input tee switches are called the primary 
switches. To gain even higher input to output off mode impedance or 
input to output isolation, a grounding switch at the input to the 
sequencer was added to form the final circuit configuration of the 
analog portion of the chip. Like the opposite phase driving of the 53 
switch in the tee switch of Figure la), the sequencer grounding switch 
is driven by the inverse of the signal that drives the sequencer. A 
simplified block diagram form of the analog portion of the multiplexer 
circuit is shown 1n Figure 2. 
Both the series path transistors in the primary switches have 
identical logic states for the driving signals. The need to drive the 
two switches from different sources becom~s obvious when consideri ng 
the output impedance of the driving logic cells. With a common driver, 
the gate-to-drain capacitance of the first transistor and the gate-to-
source capacitance of the second transistor provide a path around the 
tee switch that is attenuated only by the rather high output impedanc e 
of the logic cell that would drive the gates of these switches. This 
off mode path through the parasitic gate capacitances can be eliminated 
by separating the gates and driving them with different drivers, 
inverters in this case, which are fed by the same logic signal. This 
adds an extra driver to the logic for each input, but it is necessary 
in order to achieve the required isolation. 
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I 1 1 
Channel J2 ~ \ ---< Channel. :n .__ 
Jl >-- --< J4 
JO>-- f- ~ --< J5 
29 >--- ---< )6 
28 >-- --< :n -- -27>- --< J8 
26 >--- --< 39 
25 >-- 1 1 --< 4o 
*>-- --< 41 
2J >-- --< 42 
22 >--- I- ~ --< 4J 
21>-- --< 44 
20 >-- - --< 45 
19 >--
- 46 --< 
18>-- -< 47 
17 >--- 1 l -----< 48 
16>-- -< 49 
15>-- ---< 50 
14>- I- -1 -< .51 
13 >--- -< 52 
12 >--- - - ---< 5J - - ~ 11 >--- -< 
10>- -----< 55 
9>- 1 1 ---< 56 
8>- ---< 57 
7>- -< 58 
6>--- ~ -I --- 59 
5>--- ___.../ 60 
4>--- ---< 61 - -
l 
- - 62 )>-- ----< 
2>-- 6) 
Channel l>--- -< Channel t14 
Figure 2. Circuit Configuration of the Analog Portion of the 1ultinlexer 
The digital portion of the chip must provide the drive signals 
for the primary switches and the sequencer switches from the digital 
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address signals. To do thi s the logic must provide adequate interfacing 
at both ends, i.e., accept the logic levels entering the chip while 
supplying the necessary drive volta ges that will enhance the switches 
in the on state and hold the switches off (with maximum input signal 
applied) in the off state. With a 1.0 volt RMS maximum amplitude of 
the input signal, a negative input signal of no more than 1.4 volts 
needs to be held off by the off state biasing of the signal path 
transistor switches. Even though these devices are enhancement mode 
transistors with a minimum thresho ld voltage of 0.4 volts, to effects 
must be considered before the off mode bias voltage is dete ·ned. he 
term threshold is often t hought of as a voltage below h"ch o l 
leakage current flows. However, there is a subthreshold e o a 
can produce a channel current orders of magnitude hig e 
current. 1 This can be avoided by biasing the gate 200 
below the threshold voltage. The second effect is co o 
mesa process of silicon on sapph ire. At the edge of the s 
there is a parasitic transistor that forms on the slope o 
These edge devices have threshold voltages of about 0.6 o 
the normal surface transistor. To keep both effects from pro 
current component higher than the leakage current, the gates ha o e 
biased below -1.9 volts. 
1. R. R. Troutman, 11 Su bthres hold Design Considerations for IGFET's 1 
IEEE J. Solid State Circuits 9 (1974) :55 . 
2. s. N. Lee, R. A. Kjar, and G. Kinoshita, "Island-Edge Effects in 
C-MOS/SOS Transistors 11 , IEEE T. Electron Devices 25 (1978):971 . 
e 
s 
-1 .4 volts +0.4 volts -0.3 volts -0.6 volts = -1 .9 volts 
signal threshold subthreshold edge 
effect 
A supply of -2.25 _0.25 volts was chosen as the Vss supply. 
For on mode operation, the channel must be enhanced with a gate 
to source drive voltage high enough above the threshold voltage such 
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that the input signal varia tio n is small compared to this drive voltage. 
The "higher the better" approach would lead to reaching the gate oxide 
breakdown voltage, which is in excess of 20 volts. However, the 
junction breakdown voltage of the transistors used i n the driving logic 
cells is limited to 15 volts. Although this would allow a positive 
supply voltage ~f 12.5 volts, for convenience of interfacing the Vdd 
power supply was chosen to be 10 ±0.5 volts. 
The logic gates then work b~tween Vdd' nominally 10 volts, and V
55
, 
nominally -2.25 volts. The input digital control signals, however, are 
normal 10 volt CMOS signal levels, i.e., digital levels of Vdd and 
ground. To enter data into the digital control inputs then, special 
level shifting buffers had to be designed to translate the different 
voltage levels for the same binary states. The buffer was done with 
two inverters as shown in Figure 3. 
v 
SS 
-~ to on ch1p logic 
Figure 3. Input Translator 
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The first inverter has the source of the N channel returned to digital 
ground while the source of the N channel of the second inverter is 
connected to Vss In designing these inverters, two important criteria 
had to be met. Obviously the correct level translation must be achieved 
with sufficient noise immunity. This was obtained by proper geometry 
(sizing) of the second inverter . The second goal is to trade power 
drain versus speed or delay time. The second inverter unavoidably must 
draw current from Vdd to V whenever the digital control input is 
SS 
at the V or "l" state. dd 
For this application time delay through the input translator is 
not as important as the current drain. The size of the N channel 
device in the second inverter can be set at a gate width of 4.0 mils 
and a gate length of 0.44 mils and still have the drain current below 
150 µa typically. Using the saturation current equation developed in 
S. M. Sze3 to approximate this current. 
1dsat = W k(V - V )
2 
f_ SS tn 
130 µa 
2 __ 4_._0_m1_· 1 __ (7. 5~) (2. 25v-l. Ov) 
(0.44 - 0.08)mil v2 
Typical values for the transistor parameters are taken from Table 1. W 
is the channel width and £ is the channel length, which is the gate 
length minus twice the lateral diffusion, e dn' 
3. S. M. Sze, f_h sics of Semiconductor Devices, 2nd ed . , (New York: 
~~iley, 1981) p. 442, Equat ion (28). 
The P channel of the second inverter, having a gate of 8 mils by 
0.24 mils, can easily supply the N channel drain current and still 
maintain an output voltage less than the minimum P channel threshold. 
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Under worst case conditions(minimum P channel mobility, maximum P channel 
threshold, maximum N channel mobility, and minimum N channel threshold), 
the drain-to-source voltage of the P channel is: 




2.7 µa( 8.0 )= 108 µa 
-2 0.24-0.04 - 2 
v v 
~ (9.5v-1.6v) -~9.5v-l.6v) 2 - 137 · 5 (2.5v-0.4v) 2 108 
= 0.364 volts 
J 
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This is the difference between the output voltage of the second inverter 
and the ·vdd power supply voltage for the "l state. This is far less 
than the magnitude of the P channel threshold voltage, 1 .6v, for this 
particular condition and is more than adequate in ensuring an input 
11 1 11 state gets transferred to the output of the translator as a "l". 
The maximum current that flows through the second inverter for a 
11 1 11 at the output condition is less than 610 i,i a per translator. Even 
under maximum power supply voltages and for all 10 translators in the 
11 111 state the maximum power dissipation is less than 80 milliwatts. 
The remaining portion of the logic being low clock frequency CMOS 
produces a total power drain from the power supplies of less than 100 
milliwatts or less than half the maximum allowed. 
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The first inverter of the translators has the gates of both 
transistors connected to the input pin. To protect the thin oxide 
under the gates from being ruptured under breakdown resulting from 
static discharge, Zener diode clamps must be added to limit the input 
voltage. The P+ to N+ junction has a reverse breakdown of 5 to 6 volts; 
thus a stack of P+ to N+ junctions connected between the input and 
digital ground provides the input voltage clamp. 
The digital control input signals are routed through the 
translators and into logic cells. Standard logic cells from a proven 
CMOS/ SOS ce 11 1 i bra ry were used as 1 ogi c gates to complete the connect-
ion from the digital inputs to the analog circuits. 
As in most commercially available monolithic multiplexer circuits 
the 64 to 1 multiplexer requires on chip decoding of the digital 
address inputs into the 65 different digital states, any one of 64 
input channels on and the 65th state being none of the 64 input channels 
on. Also on chip storage of the digital address is required. This 
leads to the use of a storage register that stores the 6 digital address 
signals and the enable signal coming from the appropriate 7 input trans-
lators. A load signal and a chip enable signal are Ar Oed together to 
form the clock or load pulse for the storage register. These 2 
signals are also applied to the logic portion of the circuit through 
2 input translators. The last of the 10 input translators is used 
to get the reset signal into the logic, which is used only to reset 
the enable stage of the storage register. 
To decode the register outputs into the 65 states two different 
AND gate decodes are used. The 3 lower order address bits are 
decoded with 8 AND gates each having 3 inputs. These 8 AND gates 
form the primary commands. The 3 higher order address bits from 
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the storage register are decoded with 8 AND gates each having 4 inputs. 
The fourth input comes from the enable state of the register, and the 
8 AND gate outputs are the sequencer commands which drive the 8 
sequencer switches after being buffered. By combining the 8 sequencer 
commands and the 8 primary commands with 2 input NANO gates all 64 
primary switches can be driven. The NANO gates provide the drive for 
the grounding switches in the input tee switches. Each output of the 64 
NANO gates also drive 2 inverters which provide identical, but separate, 
drives for the signal path transistors, Sl and 52 of Figure la). The 
digital portion of the circuit is shown in the logic diagram in Figure 4. 
All the standard cells used to make the logic elements are powered by 
vdd and vss 
switches. 
These provide the necessary voltage levels to the analog 
With the circuit configuration determined, the task turned to 
designing of the analog switches (that is, the 3 transistors in 
the tee switches, the sequencer transistor, and the transistor in the 
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Digital Portion of the Mul ti plexer Circuit 
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means determining the device size and l ayout such that the requirements 
needed for the configuration are met . 
Reviewing the bandwidth requirement of at least 30 MHz into a 
10 pf load, the on resistance of the 3 devices in the signal path must 
be low enough to achieve this bandwidth. After the size of the signal 
path devices has been determined the grounding switches in the tee 
switch and the sequencer can be sized to meet the isolation requirement 
of at least 80 dB. 
The path of the signal through the multiplexer switches with 
the transistors enhanced in the on mode can be modeled by the circuit 
shown in Figure 5a). Here all 3 devices are assumed to have the 
same on resistance, R, and the same on capacitance, C. The load 
capacitance external to the package is CL, and the off capacitance of 
the 7 transistors in the off mode is c7. Since a rough approximation 
is all that is desired as a starting point- in sizing the devices, 
the circuit model will be simplified further to the circuit shown in 








I JC+ 2£,7 +CL 
b) 
Figure 5. Circu i t Model of the Signal Path Through the ~ultiplexer 
From the simplified circuit in Figure Sb), the 3 dB roll off frequency 
can be written as: 
The on resistance of the MOSFET for low drain-to-source voltage, 
as written by S. M. Sze 4 · ' 1 s : 
R = 
where k = conductivity constant = 1/2 µC ox 
~J = channel width 
.e. = e effective channel 1 ength 
v gs = gate-to-source voltage 
Vt = the threshold voltage of the transistor. 
By selecting the correct ratio of width, w, to length, .e , the 
e 
desired on resistance can be achieved. For the SOS process under 
consideration, gate lengths of 5pm (0.2 mils) must be maintained in 
order to obtain drain-to-source breakdowns of at least 15 volts. 
Obviously the lowest on resistance occurs as l , the gate length, 
e 
reaches its minimum of 5µm,but the gate mask and polysilicon etching 
22 
definition has a tolerance of 0.5 11m ( 0.02 mils). Thus the nominal 
4. S. M. Sze, Physics of Semicond.uctor Devices, 2nd ed., (New York: 
Hiley, 1981) p. 441, Equation (25). 
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dimension or drawn gate length must be 0.22 mils . This gives the 
final processed gate lengths a tolerance of 10 . 02 mils . 
Before the transistor width, W, can now be determined the 
dependence of the capacitances upon the transistor width must be 
established. Referring to Table 1 for the N channel parameters for the 
values of lateral diffusion, l d' the silicon film thickness, T ., the 
Sl 
gate oxide capacitance, C , and the junction capacitance Cd, then these ox 
capacitance values can be expressed as: 
CL = external load capacitance = 10 pf 
C =on capacitance= (gate area) C = WLC = W(0.24 mil)C 
OX OX OX 
c7 = off capacitance x 7 = 7W(C 6L + CdT . ) ox s 1 
= 7(0.06 mil )WC + 7(0.024 mil )WCd = 0.42 mil WC 
OX OX 
+ 0. 1 68 mil WC d 
With a bandwidth requirement of at least 30 MHz, the equation 
for the 3 dB frequency can be written as an inequality. 
2 rr 30 MHz 
< 
3 W (O . 2 4 mi l ) C + 2 \~ ( ( 0 . 4 2 mil ) C + ( 0 . l 68 mi 1 ) Cd ) + 1 0 p ox ox 
Since the width W is a positive quantity we can write: 
2~ 
w :;- -·- r- ~~-:;--l O _ __,_p-=-f-::o--::=-=-=·--=-~-=---
0. 707pf /mi 1 - \ 0. l 692pf /mi 1 + 0. 1 974pf /mi 1 +- o--:-oso4pf /mil 
> = 34.5 mils 
As it turns out considerable parasitic capacitance was no t i nc lud -
ed, and thus this rough approximate width to obtain a 30 MHz bandwidth 
falls considerably on the low side. 
In obtaining the layout of these transistors an interdigiti zed 
device was conceived that has 6 transistors in parallel each with a 
width of 12.5 mils. This produces a total transistor channel width 
of 75 mils~ The drawn gate length of all of the analog switching 
transistors is 5.5i.im (0.22 mils). 
The channel width of the grounding transistor can be determined 
by first finding the desired attenuation required when the channel i s 
off. For a total of 80 dB of isolation from input to output, the 
attenuation in the input tee switch should be -40 dB. The second 
grounding switch at the input to the sequencer will provide the 
remaining -40 dB of attenuation. Thus the attenuation, Gn , s hould 
be 10- 2. 
If all the junction capacitance was seen between source and drain 
and if the gate driver had sufficiently large output impedance such 
that the drain-to-gate and gate-to-source parasiti c capac i tances form 
a series path from source to drain, then the attenuati on at an input 
signal frequency of 6 MHz would be less than: 
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> 
Gn == 2·rr 6MHz (RGS)(CdWT . + 12C l~6L) 
Sl OX 
> 2n 6 MHz ,ee (C WT . + 12C W6L) 
(2k)w (v -v-:r d s 1 ox 
g dd t 
> 
= 2 n 6 MHz 1 0 . 4 Kn (mil ) ( ( O . 1 5 pf/ s q . mi 1 ) 7 Sm i1 ( O . O 2 4m i 1 ) + 
\~ 
g 
12(0 . 235/pf /sq .mil )75mi l (0. 06mi 1)) 
Since 
=;- 7.53 x 10- 2 mil 
\.V 
g 
G = 1 o- 2 
n 
W ~ 7.53 x l0-2mils = 
g - 10-2 
7. 53 mils 
The interdigitized device for the input transistor was continued 
to include this grounding switch and the resulting layout was a 7th 
transistor having a width of 12.5 mils. The layout allows the 2 
input tee switches to be put in an area of 12.5 mils x 31 . 3 mils . The 
second ~eries transistors were included in this area, but devices 
have a different interdigiting scheme (5 transistor in parallel each 
15 mils in width). 
The grounding switch preceeding the sequencer was made by using 
2 of the 12.5 mil transistors; thus the width of this device is 25.0 
mils. This ensures the second attenuation of less than -50 dB. Thus 
the total isolation to the input to the sequencer is more than 90 dB. 
As will be seen later in the performance prediction section, this 
attenuation is not the limiting factor in the input to output off mode 
isolation. If the isolation were determined from this path alone, the 
off sequencer switch and the output load capacitance would form a 
capacitive divider that would produce another -20 dB to -30 dB of 
attenuation for a total input to output isolation of over 110 dB with 
all channels off. 
The sequencer switch was the last of the analog path devices to 
be laid out. Here it was found that the 75 mils of transistor width 
could be done with an interdigitized device that has four 17.5 mil 
sections. Eight of the input tee switches along with the sequencer 
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and sequencer grounding switch were laid out in an area of 52 by 40.3 
mils. A plot of 4 of the vital mask level~ of this 8 to l multiplexer 
cell at a scale of 140 to l is shown in Figure 6. The pattern outlined 
in blue in Figure 6 is the metal interconnect: brown is polysilicon, 
red is the contact cuts in the insulating thick oxide, and black is 
the silicon islands. 
All analog inputs, the analog output, and all ground connections 
were com.pletely routed in metal. Connecting these i mpedance sensitive 
runs in polysilicon, the other conductive layer used for on chip 
wiring, would add severly to the resistance of the interconnections. 
The total layout took the shape of an inverted U with the analog 
output appearing at the apex of the inverted U, 32 inputs (or 4 of the 
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140X Plot of the 8 to 1 Multiplexer Cell 
midd l e of U for the logi c portion of the ci rcuit and an opening at 
the bottom to bring in all t he digital inputs, vdd' vss' and digital 
ground. A ground shield around each i nput was added more as a solid 
metal path to the grounding switch i n the input tee switches and the 
sequencer grounding switch than to eliminate the in put to input 
capacitance path. A 22X photograph of just the metal mask is shown in 
Figure 7. The diagonal lines on either side are the 64 analog inputs. 
The bonding pad at the center top is the analog output. It is 
surrounded by analog ground, which has bonding pads on either 
side. The 4 pads (two pads on each side of the analog ground pads) 
are two different test transistors used for on resistance checks 
with minimum metal path. At the middle bo ttom : 13 bonding pads form 
the power, digital ground, and digital inputs. The 3 rows (columns 
in the orientation in Figure 7) contains the digital portion of the 
circuit. The lst and 3rd rows were made s~metrical to ease the layout 
efforts. All the cells (the 8 different 8 to l multiplexer cells, 
the standard cel l s, and the input transistors) were hand placed and 
wired to achieve this very ordered layout. A more random but error 
f ree layout can be obtained f rom the automatic rout i ng programs 
normally used in custom LSI layou ts that have standard cells. This, 
however, would not guarantee tha t all the analog signals would be 
routed in metal, which was considered to be a necessity. 
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Figure 7. 22X Photograph of the Metal Mask 
CHAPTER 4 
PERFORMANCE PREDICTIONS 
With the circuit configuration and transistor sizes determined, 
fina l analysis can be performed to establish the operating parameters 
of the chip. The 3 most important parameters are on mode through 
path bandwidth, off mode input to output isolation, and output signal 
distortion. Each of these parameters are analyzed below to arrive at 
predicted performance levels. 
Bandwidth 
The on channel mode input t o output resistance (or more simply 
the on resistance) is most important in determining the signal path 
bandwidth. The on channel path always passes through 3 transistors, 
each with e.n on resistance, r , that is calculated by: on 
) - l (ron = ~ (2k )(V - Vt ) ~e n gs n 
.where ~~ channel width 
~ = effective channel length e 
k conductivity constant = 1/2 µn c n OX 
v = gs gate-to-source voltage 
vtn 
;::: the threshold voltage 
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For high drive conditions, gate voltage of sufficient magnitude, the 
channel enhancing electric field tends to decrease the carrier mobility, 
µn. Thus the conductivity constant is not really a constant but must 
be modified with the mobility reduction factor as suggested by 
5 P. P. l~ang . This reduces to the following for large geometry devices: 
µ = µ [1 + g ( v - v t )l -, 
n no gs n~ 
where = low drive inverted surface carrier mobility µno 
v gs = gate-to-source voltage 
vtn = the threshold voltage 
g = empi ri ca lly determined quantity 0. 038v- 1 
for this particular process. 
The resulting modification to the on resistance, ran' of the devices 
is then: 
(r . )-1 
on 
where 
v - v 
W ( ) gs tn 
= ---Z- 2kno l + G(V Vtn) e gs 
k = 1/2 µ c no no ox 
The transistor gate geometry is 75 mils in width by 0.22 mils in length. 
5. P. P. Wang, "Device Characteristics of Short-Channel and Narrow-
Width MOSFET's'', IEEE T. Electron Devices 25 (1978):779. 
The other parameters are functions of the process and are: 
k > 6 0 2 no . :µa/v 
Vtn ~ 1.5 volts 
l e ~ 0.22 mil + 0.02 mil - 0.06 mil = 0.18 mil 
~J = 75 mils 
V ~ 9.5 volts gs 
G -1 0.038 v 
The typical parameters, however, are: 
k 7.5 µa/v 2 = no 
vtn = 1. 0 volt 
1e = 0.22 mil - 0.08 
l\I 75 mils 
v = 10.0 volts 
gs 
G 0.038 -1 v 
mil = 0. 14 mil 
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(r )-1 = 
on 
75 
6.14 2 P- 5 ) 1 
l 0- l . 0 
+ 0. 038 ( l 0- 1 . 0) =S 3 · 89 m u )
-1 =(18.6o hms 
The total path resistance is then 3r plus an additional resis tance on 
encountered in the metal connections f rom the input pad through to 
the output pad. The metal res istance might at first appear negligible. 
The deposited aluminum has a max imum sheet resist ivity of 0.06 ohms 
per square . The analog outp ut bus, however, has ro ughly 315 squares 
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of metal or 18.9 ohms in the path from the bottom sequencer to the 
output pad. Upon inspection, the inputs that have the maximum metal 
resistance appear to be Channels 8 and 57. Thus these channels should 
have the minimum signal bandwidth. Recalling the bandwidth circuit 
analyzed during the design configuration selection, Figure 5, we see 
that the metal resistance must now be added, as shown in Figure Ba). 
The distributed resistance is lumped into one resistance, just as 
the distributive gate on capacitance is approximated by a single 
lumped capacitor. The minimum bandwidth estimate would be for the 
resistance to be placed in the signal path before the capacitance. Thus 
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Figure 8. Complete Signal Path Through the Multiplexer 
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The transfer function for the circuit in Figure 8b) is: 
V 0 u t I V i n Cs ) = H (-6 ) 
= [1 + ,; ( Rl (cl +C2 +C)+R2 ( Cz +C3 )+Rl3 )+,; 2 (cl Rl ( CzR2 +C3R3 +C3R2) 
+ C3R3 ( C2Rz+C2R1) )+ ,; 3c1 R1 C2R2C3R3] -1 
where: Rl r + R 
1 on m 
R2 = r + R on m2 
R3 = r + R on m3 
The maximum resistance of the metal paths for Channel 8 can be calcu-
l ated from the length to width ratios times the maximum value of alum-
inum sheet resistivity or: 
Rml = 34 mil/0.8 mil (0.06 ohm/sq.) = 2.55 ohms 
Rm
2 
= (21.5 mil/0.4 mil + 4.4 mil./0·.9mi1 )(0.06 ohm/sq. )=3.52 ohms 
R~3 = (139.8mil/0.5mil + 14 sq. + 31 mil /2mil + 4.0mil/0.8mil) x 
(0.06 ohm/sq.) 18.85 ohms 
Using the maximum on resistance for the transistors (32 . 6 ohms) then: 
R
1 
= 35.15 ohms, R2 = 36.12 ohms, R3 = 51.45 ohms 
The capacitances can be estimated by summing the parasitic transistor 
capacitances and the layout crossover capacitances. 
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where C on channel capacitance = C LW on ox 
= 0.235pf/sq.mil(0.24mil )(75mi l) 
= 4.23pf 









=0.235pf/sq .mil(0.03mil)( l. 2) x 
(12.5mil) + 0.15pf/sq.mil (0.024mil)(l2.5mil) 
= O.l0575pf+0.04~pf = 0.15075pf 
Csl = ~tray cross over capacitance = CfAsl 
= 0.043pf/sq.mil (l.4lsq.mil) 
0.06063pf 
thus c1 = 4.4414pf 
C2 = Con + Ctoff + ?Coff + Cs2 
where Ctoff= off capacitance of the sequencer grounding device 
= C
0
x(6L)Wt+CdTsiWt=0.235pf/sq.mil(0.03mil)(l.2 ) x 
25mil+0.15pf/sq.mil (0.024mi1)(25mil) 
0.2115pf + 0.09pf = 0.3015pf 
Coff = off capacitance of the second pass transistor 
= C (6L)W+CdT .W=0.235pf/sq.mi l(0 .03mil )(1 .2) x 
OX Sl 
75mil +0.15pf/sq.mil(0.024mil )75mil 
= 0.6345pf + 0.27pf = 0.9045pf 
cs 2 stray crossover capacitance for the second 
meta l path 
CfA52 = 0.043pf/sq.mil(ll .Osq. mil) =0.473pf 
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thus c2 = 4.23pf + 0.3015pf + 7(0.9045pf) + 0.473pf = 11 .336pf 
where CL load capacitance on the output = lOpf 
Cpad =capacitance of the output pad and pin = 0.5pf 
C53 =crossover capacitance of all the poly runs beneath 
the analog output bus 
= CfA53 = 0.043pf/sq.mil(45.57sq.mil) = 1.9596pf 
hence c3 = lOpf + 0.5pf + 7(0.9045pf) + 4.23pf + 1 .9596pf = 23.02lpf 
Summarizing then for the minimum bandwidth case: 
Rl = 35.15 ohms c, = 4.44 pf 
R2 = 36. 12 ohms c2 11.34 pf 
R3 = 51.45 ohms C3 = 23.02 pf 
The transfer function for this minimum bandwi th condition then i s : 
= l+ ~ )(1+ s )(l+ ~ ) ~ ~ 
-1 
0.2938xl09 3.l7lxl09 14.175xl09 
The -3 dB frequency is then: 
f _3 dB 
,.., 0.2938xl09 
2 ·n = 46. 7 r·1Hz 
Again this is the minimum bandwidth since maximum path resistances 
and maximum parasitic capacitance values were used in the describing 
circuit model. Still this is greater than the 30 MHz requirement by 
more than 50%. 
A more typical value for the bandwidth can be determined by 
using typical values for the path resistance and capacitances in the 
circuit model of Figure 8b). The typical series transistor switch of 
75 mils in width has been determined to be 18.6 ohms. The more 
typical values of the 3 metal resistances, using the typical aluminum 
sheet resistivity of 0.04 ohms per square, was found to be: 
Rml = 42.5 sq. (0.04 ohm/sq.)= 1.70 ohms 
Rm 2 = 58 .. 64 sq. ( O. 04 ohm/ sq. ) = 2. 35 ohms 
RmJ = 314.1 sq. (0.04 ohm/sq.) = 12.56 ohms 
thus R1 = 20.26 ohms, R2 = 20.91 ohms~ and R = 31 .12 ohms :i 
The typical case parasitics can be found as follows: 
= C U~ = 0 . 21. pf I sq . mi l ( O . 2 2m i l ) ( 7 5 . Om i 1 ) = 3 . 4 6 5 pf ox 
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c gof f C 6 LvJ + Cd(T . H~ = 0.2lpf/sq.mil (0.04mil, )12.5mil + OX g Sl g 
0. 12pf /sq. mil ( 0. 02mi l ) ( 12. 5mil ) 
0.105pf + 0.03pf = 0.135pf 
Csl = CfAsl = 0.033pf/sq.mil \l .4lsq.mil ) = 0.04653pf 





x ( 6 L ) Wt + Cd T 
5 
l i~ t = 0 . 21 pf I sq . mi 1 ( 0 . 0 4m i1 ) ( 2 5111 i1, ) + 
O. l2pf/sq. mil (0.02mil )(25mil) 
= 0.2lpf + 0.06pf = 0.27pf 
Coff= C
0
x (6L)v·J + CdTsivJ = 0.2'lpf/sq.mil (0.04mil )(7 5mil) + 
0 . 1 2 pf/sq . mi 1 ( 0 .. 0 2m i 1 ) ( 7 5m i 1 ) 
= 0.63pf + 0.l8pf = 0.81 pf 
Cs 2 = CfAs 2 = 0.033pf/sq.mil (11.0sq.mil = 0.363pf 
thus c2 = 9 .7-68pf 
Cs 3 = CfA53 = 0.033pf sq.mil (45.57sq.mil ) = l .504pf 
and c3 =· 21 . li 4pf 
Summarizing then: 
R - 20.26 ohms cl - 3.647pf 1 
R2 = 20. 91 ohms c2 - 9.768pf 
R3 = 31. 12 ohms C3 = 21 . l 4pf 
The typi ca 1 case transfer function is: 
38 
Ii 2 2 3 3 J -1 H( -6) = Ll + -6(2.004ns)+-6 (0.360-9(ns) )+.6 (0.00993(ns) ) 
-1 =Qi + !.>/0.5532xl09 )(1 + l.>/6.138xl0 9 )(1 + !.>/29.66xl09 )J 
which places the bandwidth limit at: 
f ~ 0.5532 x 109 = 
-3 dB - 2 TI 88 MHz 
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Isolation 
The isolation must be analyzed for two conditions. The first case 
is with all channels off and the output lightly loaded with only 3pf. 
The second case is with one channel on. Even though in both cases 
the attenuation from input to output is analyzed, the first is called 
the input to output isolation, and the second is termed the input to 
input isolation. 
The input to output isolation can be analyzed from the double 
attenuation provided in the off switches; however, the limiting factor 
is actually a path through a crossover capacitance that is formed by 
the analog output metal bus crossing over the polysilicon run that 
connects the gate of the input transistor switch to the inverter that 
drives the gate. The two runs cross at right angles to minimize the 
crossove-r capacitance, and the polysilicon run under the metal bus 
was reduced to a width of only 6µm (0.24miTs). The circuit shown in 
Figure 9 illustrates the parasitic path from input to output. 
Analog 
Input 
c 1 I 
~
Figure 9. Off Channel Isolation Parasitic Pa th 
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~ C Rd Cd . XO r g 
At the maximum input signal frequency of 6 MHz, the mag nitude of the 
transfer function can be approximated as: 
where: c 
XO 
= the crossover capacitance 
(0.5mil )0.26mil 
= 0.00559pf 
= cfw w =0.043pf/sq.mil x 
m P 
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Cdg = the drain-to-gate capacitance around the input transistor 
= C 
0 
x W 6 L = 0 . 2 3 pf/ sq . mil ( 7 5m il ) O . O 5m i l ( l . 2 ) = l . O 5 7 5 pf 
R = the source resistance of the driver dr 
lzkWd(Vdd-Vss-Vtn) l -l 
= ~ d r ( 1 +·g ( V d d - Vs s - Vt n ) }j 
-1 
I, 2 l . 3 5m i l 9 . 5 v + 2 . 0 v - 1 . 5 v ~l 
= LZµa/v (0.27-0. l )mir l+0.038 9.5+2.0-l .5 ~ = 1 · 45 K<2 
CLL = the lightly loaded analog output bus capacitance 
= 3 pf + C fA 
5 3 + 8 ( Cd T 5 l W + C 0 x ~ LW ) 
= 3pf + 0.043pf/sq.mil (45.57sq.mil) +8((0.lpf/sq.mil x 
(0.016mil )75mil + 0.235pf/sq.mil (0 . 05mil. )(75mil )) 
= 3pf + l.96pf + 8 (0.12pf +0.88pf) = 12.96pf 
!G rol;- Oi -~~~~~~f (2 TI 6 MHz)l . 45Kn (l .0575pf) 0 . 0000249 or -92 dB 
If the crossover that couples the signal on the gate into the 
analog output bus could have been eliminated, then the input to output 
isolation would have exceeded 117 dB as the next analysis shows. 
The input to input isolation (again this is truly the input to 
output coupling with another channel enhanced) is more complex in that 
multiple paths must be analyzed. The circuit in Figure lOa) shows 
the multiple paths that include the parasitic path analysed in the 
input to output isolation analysis as well as the more obvious path 
around the tee switch into the input of the sequencer. The minimum 
isolation or attenuation occurs when the on channel is l of the 8 
that share the same sequencer. 
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Figure 10. Complete Off Mode Isolation Circuit 
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Figure lOb) shows the circuit model where the two off transisto s 
are modeled by their parasitic capacitances, and the on transistors 
are modeled by their appropriate on resistances. The impedance of 
the capacitors differ by at least two orders of magnitude at 6 MH z when 
compared to the on resistance of the grounding tee switch, R , and the 
g 
load resistance, R + R., the on resistance of the sequencer plus t he s 1 
resistance of the enhanced input path switch transistors. The large 
impedance difference allows the circuit model to be further simplified 
into two circuits without loss of accuracy. The first half of the 
circuit model in Figure lOb) is shown in Figure lla); in this simplified 
form it has a transfer function of: 
G (,o ) 
where: c
1 
= the drain-to-gate capacitance = the source-to-gate 
capacitance 
R g 
= Cd =C =C W6L=0.235pf/sq.:-nil (75mil )0.05mil (1.2 )=1.06pf 
g sg ox 
= drain-to-source capacitance= Cd ~ CdT .W s 51 
0.15pf/sq.mil(0.024mil )75mils = 0.27pf 
= on resistance of the ground tee switch 
W V -V -l 
l 
= [ 2k _g_ dd tn J = 
Ce l+G(Vdd-Vtn) 12 ~ 12.5m (9.5v-l. 5v) 2 0.14m l+0. 038( 9.5-1. 5) 
v 
= 152 ohms 
Rdr - the source resistan ce of the driver 
At the maxi mum input signal frequen cy of 6 MHz, the magnitude 
of the transfer function can be approxi ma t ed by : 
I G I -;:: R9Rdr I j 211 6 MHz ~~r - (2 11 6 MHz) 2c1 (C 1 + 2c2 ) I 
- 152 ( l • 45 K) I j 2·rr 6 MHz 
( , . o 6 pf + o . 54 pf ) I 
0.00164 
_, -55.7 dB 
0.27pf 2 
1. 4SKn - ( 2 11 6 MH z ) 1. 06pf x 
The second half of the circuit is similar except for the res i stor 
values, which reflect the different driver, Rdr 2' that dr ives the gate 
of the second series path switch and the different load , R. , that 
1 
replaces the on resistance of the grounding switch. At 6 MHz the 
magnitude of this transfer function is approximately: 
where 
-1 
= G 2 . 0 µva2 l . 1 mi 1 ( 9. 5+2. 0- 1 . 5) v J L_' 0.17mil 1+0.038 (9 .5+2.0 -1 . 5) 
= l . 78 K S:2 
R. = on resistan ce of t he firs t two trans i stors plus the 
1 
metal resistance of t he signa l path(which wa s found 
in the bandwidth analy s i s to be 35 . 15ohms+36 . 12ohms) 
= 71 . . 27ohms 
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j G J :; ( 71. 27 n)( l. 78 Kn ) J j 2 " 6 MHz 
l.06pf (l .06pf + 0.54pf)I 
- 0.000787 = -62 dB 
O . 2 7 pf - ( 2 11 6 MHz ) 2 x 
l.78K n 
These two attenuations combine for a total isolation of nearly 11 8 dB. 
The last part of the circuit model is shown in Figure llb), and 
contains the crossover capacitances. 
a) b) 
Figure 11. Simplified Isolation Circuit Models 
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The transfer function for this circuit at the 6 MHz frequency is 
approximately: 
G (.o ) ; .o Cd Rd ( ,,_s C R + 2 -6 C R .. ) g r XO S XO 1 
. I GI - (2 " 6 MHz) 2(l.06pf l.45K n)(0.00559pf)(36. l2n+2(7l.27 n )) 
- 2.17 x 10- 6 = -113.3 dB 
Even i f these two attenu~tions are in phase, the resulting 
attenuation would still be greater than 109 dB . 
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Thus the input to outpu t isol at i on i s 92 dB wh il e the input to 
input isolation is greater than 109 dB. Both are i n excess of the 80 dB 
isolation required cif t he des i gn. 
Distortion 
Any attenuation in the input signal resul t ing f rom a load imped-
ance and the signal path resistance through the mul tip l exer causes a 
distortion in the output signal. The inherent dependence of t he on 
resistance of the enhancement mode transistor upon the voltage app l ied 
to the source node of the device produces a nonlinear vo ltage drop if 
any current flows through the transistor. Such a cur ren t cannot be 
avoided with a capacitive load on the output and the hi gh end of the 
frequency band of the input signal. Analyzing the distor t ion , however, 
cannot be done using linear circuit analysis techniques such as 
Laplace transforms. Since the problem leads to solving a nonlinear 
d i ff ere n ti a l e q_u a t i on , s imp li f y i n g , bu t s ti 11 p ra ct i ca l a s s ump t i on s , 
must be made to approximate the no-nl inearity of the 3 trans i stors 
in the signal path. Analyzing the signal path wi t h 3 t ransistors 
on resistances (all with different capac itive l oads) will be approx-
imated by a single transistor driving a l oad capacitor as shown in 
Figure 12. 
1 
Input )>-----'n 1 ., o u tput I C 
a) b) 
Figu re 12 . Simp l if i ed Ci rcuit Used for Distortion Analysis 
A simple equation describes this circuit, that is: 




in tr + tf dt ~ 
where vi n and v 
0 
a re the input and output vo 1 tages, 
C is the capacitive load, and 
r is the on resistance of the transistor 
r = 









COS wt, then u 
v s 
= v -V cos wt ~ a coswt 
dd t 
f, w J -1 
r ~L_2k "I (Vdd-Vt) + _g __ = 
l - a cos wt 2k ~ (1 
.e_ 
Rewriting the differential equation then 
v . 
in 
= v s COS wt 
dl 
= Cr __u-+ · dt 0 
Rl 
(l - a COS cu t + l 0 
The values for the on resistance and the load capacitance can 
be determined by setting the 3 dB cut off frequency at the same 
frequency found in the dominant pole of the bandwidth analysis. 
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The solution of the differential equation is found by assuming 
the output voltage has the form: 
Vo::: Ao+ Alcos wt + s,sin wt + A2cos 2wt + B2sin2 wt + A3cos3 uit 
+ s3s i n3 wt + 
and then solving for the coefficients after the differential equation 
is rewritten with assumed solution form and equating like harmonic 
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components. The assumption was made that the harmonics above the first 
four are negligible. The output voltage then is: 
A.I 
Vo Ao + A,cos wt + s,sinwt + A2cos2wt + B2sin2wt + A3cos3 wt 
+ s
3
sin3 wt + A4cos4wt + B4sin4wt. 
where: a A
0 
= - 2-wT(T2w - wT )V 5 
Al =~ - (wr )2Jvs Bl = wTV s 
A2 
a wT )V B2 
a (wT - T2w )V = zwT(2 = - 2-s s 
A3 
a 3wT 83 
a )2 - T 2<.u ) Vs = TA2 B =( - (wT 3 2 
A4 
a B = (~ )3 (w·t - T2 OI ) v = - 2- A3 - 4(LIT B4 4 2 s 
again 
The distortion is usua lly measured in ratio of the harmonic to 
the fundamental. The second harmonic ratio is then: 
I 
? 
(A2 82) k ~ 2 4 r [ 2 4 + 2 a I ( T 1 r1) ) +4 ( u r ) 2 - (T1w) +4( 1,1T ) 
HD2 ( ~ 2 ) a = = - 2- - -----z- --2 - 2 2 
(A'- + B2) ( 1 - ( (, I )) + ( 11ll ) l - ( I T) 
1 l --2 
The maximum signal amplitude for the distortion requirement is 
345 millivolts RMS or 488 millivolts peak. Thus, 
a -- 2- -
488 mv 
,2(Vdd-Vt) = 2 '( 9. 5 v - l . 5 v ) -
0.488v 0. 0305, 
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Although the maximum frequency of the input signal is 6 MHz, the 
maximum input frequency that produce a second harmonic that is still 
within the signal band is a signal with a fundamental frequency of 3 MHz. 
w = 211 3 MHz 
The value for T . has been determined by the dominant pole of the 
transfer function, but 11 and T2 must be determined (or R1 and R2 the 
signal dependent and signal independent portions of the on resistance 
of the transistor must be found). 
= 
T f_ 
- c- - 2kl·] 
R2 
or -- = 
Rl 
. ' -1 ) ( ) But, g = 0.038v and (Vdd - Vt = 9.5v - 1 .5v = Bv 
R,2 0.038 (8v) 0. 304 and 
Rl+R2 
= l. 304 Rl - = Rl v 
Tl R1C 
Rl 
( Rl + R2 )c 
Rl: 
Q. 767 I = = ~304 -Rl + R2 Rl + R2 
T - T 
l 
Q. 233 T 
Thus for 488 millivolts of signal at 3 MHz and the rn1n1mum 
bandwidth of 46.7 MHz, the second harmonic is down. 
[(T1w )
2 
+ 4( wT )~ },.;; 2 
HD2 "' a = -2- 2 
l - (wT) 2 
= 0.0305 0.04996 0.00153 = -56.3 dB 0.998 
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The second harmonic to fundamental ratio can be further simplified 
to just: 
l = -2-
As expected, the distortion decreases wit~ decreasing input signal 
frequency (decreasing frequency applies less of a load to the output) 
and with decreasing signal amplitude. Another interesting feature of 
the distortion is the proportionality to only the dependent portion 
of the on resistance, R1 , and not the total on resistance. This i s 
reasonable when one considers that the source of the distortion is the 
nonlinear portion of the on resistance. 
Owing to the simplifying assumptions, this is not necessarily 
an accurate distortion prediction but rather an estimate of the dis-
tortion and the factors that cause the distortion. Still there appears 
to be a 3 dB margin in that the requirement was to have any one 
harmonic down at least 53 dB from the fundamental. 
CHAPTER 5 
MEASURED DATA 
The procedure outlined following the brief wafer processing 
description is the normal wafer probe and packaging procedure. Unfor-
tunately, the test equipment used for wafer probe test was not oper-
ational, so one of the wafers was sawed and separated into individual 
chips without wafer probe testing. Eiqht test "send ahead" units were 
packaged, and 6 of the 8 were functional parts. Three of the 6 
packaged "send ahead" units were tested for channel on resistance, 
input off channel leakage, output leakage with all channels off, and 
on channel leakage. One unit was further tested in a typical video 
switching system that included distribution amplifiers and an output 
amplifier on either side of the multiplexer. These system test 
included bandwidth, isolation, distortion, and noise measurements. 
On resistance was measured with an output load of 1 kilohm 
while driving the input with a +l . 000 volts precision voltage source. 
Each of the 64 channels was measured. The results are listed below 
in Table 2. 
The 11 ohms, roughly, of difference in minimum and maximum on 
resistance is not an indication of transistor on resistance variation; 
nearly all the variation in on channel resistance is attributed to the 
different lengths of metal interconnections. Even the roughly 2.5 ohms 
disparity in on channel resistance in the channels that share the 
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Table 2. Measured On Channel Resistance 
(Rmax - R ) min 
Unit # Min. R Max. R within a sequencer Units 
002 68.37 79. 14 2.61 ohms 
003 66.56 78.01 2.37 ohms 
007 69.60 80.66 2.34 ohms 
same sequencer is traced largely to the different lengths of aluminum 
in the signal paths. In the bandwidth analysis a detai led accounting 
of maximum channel resistance led to a calculated value of 122.72 ohms, 
where only 97.8 ohms was transistor on resistance. A more typical value 
was found to be 72.3 ohms for the maximum resistance path and only 
55.8 ohms of transistor resistance. As can be seen from Table 2, the 
measured values are closer to the typical calculated value of 72.3 ohms 
than the maximum calculated value of 122.72 ohms. 
The leakage current was measured on each off input and output as 
well as each input in the on mode. This was to check for high junction 
leakage or cracked gate oxides for both the signal path transistors 
as well as the grounding switches. No oxide crack s or pin holes were 
detected and the junction leakages had close tracking. The minimum 
leakage currents were always within one ha lf the maximum magnitude of 
leakage currents. Table 3 lists the summary of t he max i mum leakages. 
Additional test on the packaged multiplexer chip showed that 
the power supply current was a funct i on of the number of digital inputs 
that were in the hi gh state. This current c irculated from Vdd to V5 s 
and under nominal power voltages of 10 volts and -2 . 25 volts produced 
a power dissipation of 18.4 milliwatts with all 10 inputs in the 11 111 
state. The channel to channel switching times were also measured. 
These produced switching times of 50 nanoseconds and an output trans-
ition time of 50 nanoseconds into a 300 pf load. 
Table 3. Leakage Measurements 
Unit # Max I. @-2v in Max I. @ in Sv Max I 
@ 5v 
out 
Max I on@ 3v 
002 -15 na 35 na 178 na 215 na 
003 -9.2na 16 na 123 na 160 na 
007 -14.4na 26 na 172 na 211 na 
The amplifiers used to interface with the multiplexer were 
Comlinear Corp. model CLC l03A devices. These are broadband 
operational amplifiers capable of bandwidths of 150 MHz. Figure 13 
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Three different channels; 6, 7, and 8, were driven with the 
input amplifiers,although Figure 13 shows only one of these amplifiers. 
Table 4 shows the 3 dB roll off frequency for the different inputs 
with different load capacitances, as well as the input to output 
isolation and second harmonic distortion. 
Table 4. Measured System Performance 
N N N N 
c+- c+- :r: :r: :r: :r: 
0.. 0.. s::: ::?::: ::£" ::::E ::::: 
(V') 0 0 
(V') •r- l.[) 4- ...-- c+- L.{) 4- ...-- 4-
QJ ..µ 0.. 0... 0.. 0.. c ® ® n:s ® ® ® ® s::: r-- (V') (Y) 0 0 n:s (Y) (Y) 0 N (Y) NM N r-- N r--...c I I V') 0 0 0 0 u c+- 4- ~ :r: 0.:0 :r: ~ :r: ~ :r: ~ 
6 41. 7 MHz 131 MHz 72 dB 50 dB 59 dB 54 dB 62 dB 
7 41. 7 MHz 127.5 MHz 72 dB 50 dB 59 dB 54 dB 60 dB 
8 41. 2 MHz 127.5 MHz 72 dB 50 dB 59 dB 54 dB 60 dB 
The bandwidth measured for Channel 8 with a lOpf capacitive load 
was 127.5 MHz as compared to the predicted 88 MHz for typical signal 
path resistance of Channel 8. Part of the discrepancy is the conserva-
tive way the on resistance and on capacitance were modeled. The en-
hanced Ehannel is in fact a distributive network, and a lumped two 
element low pass model can give only a 3 dB roll off frequency lower 
than the actual bandwidth of the channel. This, however, cannot be 
the total difference in the measured versus the calculated bandwidths, 
since the multiplexer has such a relatively large capacitive load at 
the output that the total lumped network should be only slightly 
conservative. A more probable explana tion woul d be conta i ned in the 
application note listed for the CLC 103A amp li f i er . When used in the 
non-inverting mode (as is the ou t put ampli f ier) and when dr ivi ng a 
capacitive load (such as was used in t he coa x connec ti ng the amplifier 
to the spectrum analyzer) a peaking of a couple of dB nea r 100 MHz 
can be expected. Notice that if just 2 dB of ou t pu t amplif i er peaking 
occurred at 127.5 MHz (the measured -3 dB frequency) then t he mu l ti-
plexer would actually be down 5 dB at this frequency. 
roll off at 86.7 MHz would be down 5 dB at 127.5 MHz. 
A singl e po le 
Although thi s 
peaking in the non-inverting output amplifier was expected , a sweep of 
the amplifier alone was not done to prove the point. 
An early bandwidth measurement that used a load of 33pf in stead 
of lOpf produced a -3 dB frequency of 41.2 MHz. By going bac k to t he 
typical bandwidth prediction that led to -3 dB frequency of 88 MHz, 
the lOpf load can be replaced by 33pf and the -3 dB frequency wou l d 
actually be 46 MHz. The 11 % difference between the 46 M~fz and t he 
measured 41.2 MHz bandwidth is explained by the di f ferences i n t he 
assumed channel resistance which summed to 72.3 ohms i n t he ana l ys i s 
and the measured value of 79.63 ohms. If t he analys i s we r e performed 
with the channel resistance adjusted to the 79 . 63 ohms, the 33pf 
load case would produce a -3 dB frequency of 41 . 8 MHz. This close 
agreement to the 41 .2 MHz measured - 3 dB frequen cy is another 
indication that the measured bandwidth wi t h a l Opf load must contain 
some amplifier peaking. 
The isolation measurements on the system showed the input to 
output isol a tion with the chan nel off of only 72 dB. The prediction 
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was at least 92 dB, but this was just for the multiplexer and no t the 
total system. The 20 dB difference has not been explained yet, but 
coupling between input and output amplifiers is suspected. The CLC 
103A has a typical power supply rejection of only 30 dB. An oversi ght 
in the printed circuit board pattern led to all 4 amplifiers sharing 
a common power supply run and decoupling filter. Thus load-current-
produced modulation of the power line of just 3.4 millivolts would 
couple through the output amplifier to produce the measured 72 dB 
isolation. 
The distortion analysis was a rough estimate at best and showed 
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a 2nd harmonic level down 56 dB from a 3 MHz fundamental. Unfortunately 
the distortion measurement was not made at 3MHz but were measured at 
l MHz and 5 MHz at both the lOpf load (high bandwidth case) and the 33pf 
load case. The 488 millivolt input signal (the peak amplitude for 
the distortion requirement) as was used in the analysis was not used 
in the measurements; instead 596 millivolts of peak amplitude was 
used. Recalling the relationship found in the analysis that the 
second harmonic fundamental ratio at 5 MHz and 33 pf load would be: 
HD2 -
(0.767) ( f) 
2 f _3 
- 0.767 (5 MHz) 
2 41 .2 MHz 
v s 
0.596 
( 1 0- l . 0) 
0.00308 = 50.2 dB 
The measured value for this condition was 50 dB, whi ch shows close 
agreement. At l MHz fundamental, however , t he ag reeme nt between 
measured value 59 dB, and the estimated, 64.2 dB, is not as close 
but the estimate was for just the multiplexer. 
For the lOpf load case the second harmonic distortion ratio was 
measured to be 54 dB at 5 MHz and 60 dB at l MHz fundamentals. The 
estimate for just the multiplexer under these conditions (assuming 
the typical calculated bandwidth of 88 MHz) would be 56.8 dB at 5 MHz 
and 70.8 dB at 1 MHz. The l imitations of the amplifiers, the quality 
of the signal source, and the extra 11 kilohm load that parallels the 
capacitive load could explain the difference between the measured and 




Even though only two lots, 20 wafers, have been processed, 
and of those 20, ·chips from only one wafer have been t ested, enough 
data has been gathered to indicate the multiplexer circuit exceeds 
the required performance for most parameters. Again in reviewing the 
desired performance of the circuit, the signal bandwidth was to be at 
least 30 MHz, the off isolation was to be no less than 80 dB, the 
distortion (the level of any in-band harmonic) had to be down at 
least 53 dB below the fundamental input tone, and the power dra in 
from the power supplies had to be under 200 milliwatts. 
The final analysis of the chip predicted the 4 parameters 
under the worst case conditions to be at least 46 MHz for the signal 
bandwidth, 92 dB for the minimum off isolation, -56 dB maximum i n-band 
second harmonic distortion, and a power drain on the supp l ies of l ess 
than 100 milliwatts. All of these calcula t ed li mi ts exceed the re-
quired performance. The limited measured data shows that al l but the 
off isolation exceed the worst case analyti ca l pred ictions. The vi deo 
switching system observed bandwidth was 127 MHz, the off i so l ation 
was 72 dB, and the out-of-band second harmonic di stortion was - 54 dB 
while the in-band distortion was -60 dB. Thes e measurements include 
the effect of the amplifiers a t both ends of the multiplexer circuit . 
The fourth measured parameter showed the current drain by the input 
translators produced a power dissipation of just the multiplexer of 
less than 20 milliwatts. 
58 
Looking beyond the application that produced the need for this 
circuit, a more common application of analog multiplexers is in data 
acquisition systems. This 64 to l multiplexer could certainly be used 
for these applications. The product of the measured output leakage 
and on resistance would produce an error of only 20 microvolts. The 
measured switching times indicate the settling times would be compatible 
with a 5 Mega sample per second sampling rate acquisition system. 
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